Adiabatic Logic versus CMOS for Low Power Applications

نویسندگان

  • Nazrul Anuar
  • Yasuhiro Takahashi
  • Toshikazu Sekine
چکیده

This paper presents a new quasi adiabatic logic family that uses a pair of complementary split-level sinusoidal power supply clocks for digital low power applications such as sensors. The proposed two phase clocked adiabatic static CMOS logic (2PASCL) circuit utilizes the principle of adiabatic switching and energy recovery. By removing the diode at the charging path, higher output amplitude is achieved and the power consumption of the diode is eliminated. We design and simulate NOT, NAND, NOR and Exclusive-OR logic gates based on 2PASCL with SPICE implemented using 0.18 —m CMOS technology. A driving pulse with the height equal to Vdd is supplied to the gates. From the simulation results, 2PASCL inverter logic can save up to 97% of energy dissipation compared with static CMOS logic at transition frequencies of 10 to 100 MHz. It also shows the lowest in energy dissipation compared with other proposed simple adiabatic logic inverters.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Ultra Low Power Symmetric Pass Gate Adiabatic Logic with CNTFET for Secure IoT Applications

With the advent and development of the Internet of Things, new needs arose and more attention was paid to these needs. These needs include: low power consumption, low area consumption, low supply voltage, higher security and so on. Many solutions have been proposed to improve each one of these needs. In this paper, we try to reduce the power consumption and enhance the security by using SPGAL, ...

متن کامل

Design of Energy Efficient Binary to Excess-3 Converter Using Adiabatic Techniques

The power consumption of the electronic devices can be reduced by adopting different design styles. Adiabatic logic style is said to be an attractive solution for such low power electronic applications. This paper presents an energy efficient technique for binary to EX-3 code converter that uses adiabatic logic. The proposed technique has less power dissipation when compared to the conventional...

متن کامل

Design of Low Power Barrel Shifter and Rotator Using Two Phase Clocked Adiabatic Static Cmos Logic

This paper presents low power operation of barrel shifter and rotator which are designed and simulated in 2 phase clocked adiabatic static CMOS logic. The power consumption of the circuits is compared with that of static CMOS logic. A barrel logic right shifter, a right rotator and shift/rotator are simulated in 45nm CMOS process technology. A mux based design is used for all the above circuits...

متن کامل

Design of power-efficient adiabatic charging circuit in 0.18μm CMOS technology

In energy supply applications for low-power sensors, there are cases where energy should be transmitted from a low-power battery to an output stage load capacitor. This paper presents an adiabatic charging circuit with a parallel switches approach that connects to a low-power battery and charges the load capacitor using a buck converter which operates in continuous conduction mode (CCM). A gate...

متن کامل

Single Phase Energy Recovery Logic and Conventional CMOS Logic: A Comparative Analysis

Extensive research is carried-out worldwide to design energy-efficient adiabatic circuits for such biomedical and space applications where conventional energy is limited and speed is not critical. In this paper a new single phase adiabatic or energy recovery logic is proposed and extensively analyzed the energy performance with technology scaling. We present a comparative study among proposed l...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2009